Abstract-In this paper, we propose a new heuristic to find common subexpressions of given Boolean functions based on Shannon-type factoring. This heuristic limits the search space of finding common subexpressions considerably by applying a top-down approach. In this top-down approach, synthesis of a Boolean network flows from the primary outputs to the primary inputs. The common subexpressions and their complements in N variables are extracted before common subexpressions and their complements in ( N -1) variables. This decomposition of the network depends upon a permutation of Boolean variables and has a polynomial complexity for restricted extraction of complements.
I. INTRODUCTION OMMON subexpression extraction and factoring are C two basic optimization methods for technology-independent multilevel logic optimization [ 11. In many multilevel logic synthesis systems [2] , 161, algorithms of [ l ] have been used for multilevel logic optimization. These algorithms are based on the notion of a kernel which is a subexpression that cannot be factored fully. Common subexpressions are computed by finding common kernels and kernel intersections. Since there can be an exponential number of kernels in the number of Boolean variables, these operations take an impractical amount of time for many circuits. Because of this, in optimization of large circuits, these operations are restricted to level-0 kernels only. This problem is particularly evident in the case of symmetric Boolean functions [5] .
The approach of [ 11 with level-0 kernels can be viewed as a bottom-up approach to synthesizing given Boolean functions. In the first step, common kernels of primary inputs are found. There kernels are used recursively to synthesize higher level kernels and finally the primary outputs. As there will be too many kernels at low levels for large circuits, getting a good kernel is more costly and difficult. This limitation of a kernel-based algorithm has been addressed in 181, in which only two literal single cubes and double cube divisors and their complements are considered. This speeds up the common subexpression extraction process considerably. In this paper, we have proposed a new heuristic which handles this problem efficiently.
The proposed heuristic is a top-down approach to synthesizing a multilevel logic and starts by finding common subexpressions equivalent to higher-level kernels. In this heuristic, the problem of finding common subexpressions of a given circuit has been transformed into the problem of finding a good ordering on the Boolean variables of the circuit. It has a polynomial time complexity in the size of inputs if finding complements is restricted to functions of a constant number of variables.
The system MULTI uses this heuristic to find global common subexpressions. A given Boolean network is globally optimized when this heuristic is used. Local transformation of misII [2] are used on the resultant network. This system has been found to give excellent results for symmetric function and large circuits.
DEFINITIONS
This section contains definitions which have been used to describe the algorithms. The representation of a circuit in the form of Boolean expressions has been taken from 121.
A variable or a Boolean variable is a symbol representing a signal which can take the value 0 or 1. A variable U in its complemented (i.e., U ' ) or uncomplemented (i.e., U ) form is a literal.
A cube is a set of literals such that if literal 1 is present, then literal 1' is not present. A cube represents the conjunction of its literals. The support of an expression is a set of variables used in the expression. The support of expressionfis set V , V = support(f) = {.\U E C o r U' E C and cube C ~f } .
A factored expression is defined as follows.
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1) A literal is a factored expression.
2) A conjunction of factored expressions is a factored
3) A disjunction of factored expressions is a factored
The literal factor of an expression f with respect to a literal 1 is a set of cubes off containing I with 1 deleted:
i.e., L F ( f , I) = {C -{l}(cube C E f a n d C n ( 1 ) # n e variable factor of expression f with respect to a expression.
expresssion.
41.
variable v is a set of expressions, defined as
For example, the variable factor of expression a * b * c
A node is defined by the Boolean equationf = e , where f i s the output signal of the node and expression e represents a Boolean relation between fand support (e).
A Boolean network [2] represents a cycle-free combinational multilevel circuit. It is represented by a set of nodes. We define a Boolean network to be a set of Boolean equations.
The cost of a Boolean equationf = e is defined as the number of literals in expression e . For example, the cost ofBooleanequationf= a * b * c + a * b ' * c ' + a' * 6 * c ' + a' * b' * c is 12.
The cost of a Boolean network is defined as the sum of costs of each node of the network. For example, the cost of Boolean network N = { f, , fi } where
111. PERMUTATION DECOMPOSITION Permutation decomposition is a fast heuristic to extract common subexpressions of a Boolean network. In permutation decomposition, a Boolean network N is transformed into an equivalent Boolean network N', such that all common subexpressions in variables V,, * -, V, for 1 < i < n and n = 1 VI for a given permutation V of The algorithm for permutation decomposition is given in Fig. 1 . The functions used are as follows: name( ): the name of a node is the output signal associated with it, whereas the name of an expression is the output signal of the node with this expression.
comp-name( ): the comp-name of a node is the complement of the output signal of the node. 
Step (2.2.2.2) in the algorithm perm-decom shown in Fig. 1 requires determining whether two expressions are a complement of each other. This problem is equivalent to the problem of finding a dissatisfying assignment to a DNF formula, which is NP-complete [4]. In this algorithm, this step is restricted to the expressions of a fixed number of variables.
The optimization done by permutation decomposition depends upon the given permutation of the Boolean vari-ables. Exploring all possible permutations is a costly operation. We have used a greedy algorithm to decide upon a good permutation.
If an expression is symmetric, then the permutation decomposition on any permutation of variables is the best decomposition. In this case, common subexpressions of all possible weights [5] are identified.
The optimization by permutation decomposition can be viewed as a top-down decomposition, in which common expressions with more variables are extracted first. These common expressions are decomposed recursively until common expressions in two inputs are obtained.
IV . MULTILEVEL LOGIC OPTIMIZATION
The multilevel logic optimization algorithm based on permutation decomposition is given in Fig. 2 . The functions used in the algorithm are as follows. simplify( ): simplib is misll transformation which makes each node of the network irredundant with single cubic containment. factor( ): factor is the same as the literal factoring algorithm of [2] . Kernel factoring [6] is not required since all good common subexpressions have already been found. 
The optimization steps are repeated again since the cost of the new network has improved. The final optimized Boolean network is
h = c * [ l ] f4 = d * [ l ] [ O ] = c + d + e [ l ] 
A . Selection of Permutation
A greedy algorithm to find a good permutation of a Boolean network is a given in Fig. 3 . A variable which gives maximum saving in literal count is selected by select-var (Fig. 4) when variable factor VF is applied to each node of the given Boolean network. The nodes of the network are decomposed using VF for the selected variable and a new network is obtained. This takes into consideration the changed savings of remaining variables. The next best variable is selected by select-var and the steps are repeated similarly for the remaining variables. 
V. EXPERIMENTAL RESULTS
The results of our system MULTI on ISCAS [3] and MCNC benchmarks are presented in Tables I, 11 , and 111. The results have been compared with the best scripts of sis-1 . 1 , which has a fast common subexpression extraction algorithm [8] in misll framework. Table I shows the results on some large circuits which have a large number of kernels. The number of kernels for these circuits is shown in Table IV . The benchmarks sym9, syml0, and alu are ISCAS and 8bitadder is an 8 bit adder in which outputs and carry out are expressed as the sum of products of inputs and carry in.
The circuits tst, syml0, and sym9 are symmetric functions and 8bitadder and alu have good higher level kernels. The excellent results for these circuits can be explained by the fact that being a top-down approach, by our system is able to extract higher level common expressions and their complements efficiently. This system synthesizes ripple carry adder for the circuit 8bitadder. Table I1 shows results on MCNC benchmarks. For the circuits Sxpl, apex2, and apex3, MULTI produces smaller circuits as compared to the best circuits produced by sis-1.1. Table I11 presents the results on large multilevel benchmarks of [3] . These circuits have a small number of kernels but have many partitions. Reduction in the circuit size by partitioning results in the fast optimization of these circuits.
VI. CONCLUSION
Generation of good common subexpressions is very important for optimizing the global structure of a Boolean network, but it is a computationally hard problem. The permutation decomposition which we have proposed models this problem effectively and restricts the search space considerably. The optimization by this decomposition algorithm depends upon the permutation of Boolean variables on which the decomposition is done. An effective greedy algorithm for finding a permutation of a Boolean variable is discussed.
Future work will involve exploring the following issues for possible improvements. 1) A better heuristic for deciding upon the permutation of variables.
2) Restricting a permutation decomposition to a fixed depth and searching for another permutation.
3) Use of Boolean properties.
4)
A mixed-top-down and bottom-up approach.
